

PATENT APPLICATION
DOCKET NO.: 10013096-1

REMARKS

Claims 1-32 are currently pending, of which claims 1, 17, and 24 are in independent form. Claims 1, 3, and 17 have been amended hereby. No new matter is introduced.

Favorable reconsideration of the present patent application as currently constituted is respectfully requested.

Regarding Amendments to the Specification

Paragraph [0001] of the original specification has been amended to include updated information regarding the cross-referenced related applications.

Regarding the Claim Objections and Allowable Subject Matter

Applicant gratefully appreciates the indication of allowable subject matter in the outstanding Office Action. In particular, it is indicated that claims 17-32 are allowed. Further, claims 3-16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Applicant has amended the base claim 1 to distinguish over the applied art of record, as will be discussed in detail below. Accordingly, Applicant respectfully submits that base claim 1 as

PATENT APPLICATION
DOCKET NO.: 10013096-1

well as claims 2-16, which depend from claim 1 and add further limitations therein, are also in condition for allowance.

Regarding the Claim Rejections - 35 U.S.C. §102(b)

In the pending Office Action, claim 1 is rejected under 35 U.S.C. §102(b) as being anticipated by U.S. Patent No. 5,548,620 to Rogers (hereinafter the Rogers reference). The following comments were provided with respect to this §102 rejection:

Rogers discloses a method of transferring data from circuitry disposed in a lower frequency clock domain to circuitry disposed in a higher frequency clock domain, said lower frequency clock domain operating with a first clock signal [SLOW in Figure 2] and said higher frequency clock domain operating with a second clock signal [FAST in Figure 2], comprising the steps:

latching said data in a latch [element 212 in Figure 2] gated by said first clock signal to generate latched data [column 4, lines 52-56];

providing said latched data to a first register [element 222 in Figure 2] in said higher frequency clock domain to generate registered data, said first register operating responsive to a modified clock signal [FAST_R in Figure 2] synthesized at least in part from said second clock signal [column 4, lines 35-43 and Figure 3]; and

providing said registered data to a second register [element 224 in Figure 2] in said higher frequency clock domain to generate a synchronized data output [DATA OUT in Figure 2], said second register operating responsive to said second clock signal [column 5, lines 8-18].

PATENT APPLICATION
DOCKET NO.: 10013096-1

Applicant respectfully submits that the pending §102 rejection has been overcome or otherwise rendered moot by the present amendment. As currently constituted, the base claim 1 recites a modified clock signal synthesized based on a plurality of intermediary clock signals that are generated at least in part from a faster, second clock signal. In contrast, the *Rogers* reference discloses a FAST_R signal that is merely a regenerated single clock signal referred to as FAST. See Figures 3, 4 and 5; see also col 4, lines 35-43; col. 5, lines 42-52; and col. 7, lines 26-36. It is respectfully contended that the FAST_R signal does not anticipate or even remotely suggest Applicant's modified clock signal that is synthesized based a plurality of intermediary clock signals as currently claimed.

Regarding the Claim Rejections - 35 U.S.C. §103(a)

In the pending Office Action, claim 2 is rejected under 35 U.S.C. §103(a) as being unpatentable over the *Rogers* reference in view of U.S. Patent No. 6,345,328 to Rozario et al. (hereinafter the *Rozario* reference). The following comments were provided with respect to this §103 rejection:

Rogers discloses a method of transferring data from a first, slower clock domain to a second, faster clock domain, but does not specifically state that the first

PATENT APPLICATION
DOCKET NO.: 10013096-1

and second clock signals are provided at a ratio of [M:N], where N equals the number of cycles of said second clock signal and M equals the number of cycles of said first clock signal and further equals [N-1]. However, Rozario discloses that it is well known in the art to transfer data from a conventional peripheral clock frequency domain [PCLK at 66MHz] to a conventional core clock frequency domain [CCLK at 133 MHz, column 5, lines 35-51 and column 6, lines 16-18]. The ratio between the conventional PCLK and CCLK domains is [1:2].

Applicant respectfully submits that the pending §103 rejection has been overcome or otherwise rendered moot by the present amendment. As set forth in the foregoing discussion, the *Rogers* reference is critically deficient when applied as a reference against the base claim 1. Application of the *Rozario* reference, however, is of no avail in curing the deficiency of the primary reference, i.e., the *Rogers* reference, when combined as a basis for obviousness. It is well known that to establish obviousness, three basic criteria must be met. First, there must be some suggestion or motivation to modify the references or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the combined references must teach or suggest all the claim limitations. See MPEP §2143. Applicant respectfully contends that there is no suggestion or motivation in either of the applied references to combine the teachings therein so as to achieve the claimed invention directed to a method of transferring

PATENT APPLICATION
DOCKET NO.: 10013096-1

data from circuitry disposed in a lower frequency clock domain to circuitry disposed in a higher frequency clock domain, which involves a modified clock signal synthesized based on a plurality of intermediary clock signals that are generated at least in part from a faster, second clock signal. The *Rozario* reference's objective to provide gear box circuitry for transferring data between synchronous sequential logic circuits, each having their own clock domain, whereby metastability is avoided and timing delays associated with the transfer are reduced. Col. 2, line 66 to col. 3, line 7. As described, gear box module 300 includes latch 330, MUX 340, and an AND gate 350. See Figure 3; see also col. 7, line 5 et seq. Flip-flops 360 and 370, as well as combinational delays 365 and 375 illustrate digital circuitry present in two clock domains, between which the gear box module 300 is disposed. Applicant respectfully submits there is not even a scintilla of motivation or suggestion in the combined teachings of the *Rogers* and *Rozario* references with regard to providing a modified clock signal derived from a plurality of intermediary clock signals as claimed by Applicant. Accordingly, it is believed that claim 2, which depends from the base claim 1 and introduces additional limitations therein, is allowable over the applied art of record.


PATENT APPLICATION
DOCKET NO.: 10013096-1

SUMMARY AND CONCLUSION

In view of the fact that none of the art of the record, whether considered alone or in combination discloses, anticipates or suggests the present invention, as now defined by the independent claims, and in further view of the above amendments and remarks, reconsideration of the Action and allowance of the present invention are respectfully requested and are believed to be appropriate.

Respectfully submitted,

Dated: 2/14/2005


Shreen K. Danamraj
Registration No. 41,696

DANAMRAJ & YOUST, P.C.
Premier Place, Suite 1450
5910 North Central Expressway
Dallas, Texas 75206
Tel (214) 750-5666
Fax (214) 363-8177